Warning: file_put_contents(/opt/frankenphp/design.onmedianet.com/storage/proxy/cache/0fd2d6347afa40849227b12c7575aaa5.html): Failed to open stream: No space left on device in /opt/frankenphp/design.onmedianet.com/app/src/Arsae/CacheManager.php on line 36

Warning: http_response_code(): Cannot set response code - headers already sent (output started at /opt/frankenphp/design.onmedianet.com/app/src/Arsae/CacheManager.php:36) in /opt/frankenphp/design.onmedianet.com/app/src/Models/Response.php on line 17

Warning: Cannot modify header information - headers already sent by (output started at /opt/frankenphp/design.onmedianet.com/app/src/Arsae/CacheManager.php:36) in /opt/frankenphp/design.onmedianet.com/app/src/Models/Response.php on line 20
Network-on-chip : the next generation of system-on-chip integration | WorldCat.org
Front cover image for Network-on-chip : the next generation of system-on-chip integration

Network-on-chip : the next generation of system-on-chip integration

Santanu Kundu (Author), Santanu Chattopadhyay (Author)
Addresses the Challenges Associated with System-on-Chip IntegrationNetwork-on-Chip: The Next Generation of System-on-Chip Integration examines the current issues restricting chip-on-chip communication efficiency, and explores Network-on-chip (NoC), a promising alternative that equips designers with the capability to produce a scalable, reusable, and high-performance communication backbone by allowing for the integration of a large number of cores on a single system-on-chip (SoC). This book provides a basic overview of topics associated with NoC-based design: communication infrastructure design
eBook, English, 2015
CRC Press, Taylor & Francis Group, Boca Raton, FL, 2015
1 online resource (xvii, 369 pages) : illustrations
9781466565272, 9781322629254, 9781466565265, 9781315216072, 9781351823272, 1466565276, 1322629250, 1466565268, 1315216078, 1351823272
895661009
1. Introduction
2. Interconnection networks in network-on-chip
3. Architecture design of network-on-chip
4. Evaluation of network-on-chip architectures
5. Application mapping on network-on-chip
6. Low-power techniques for network-on-chip
7. Signal integrity and reliability of network-on-chip
8. Testing of network-on-chip architectures
9. Application-specific network-on-chip synthesis
10. Reconfigurable network-on-chip design
11. Three-dimensional integration of network-on-chip
12. Conclusions and future trends
English